Somehow allow parallels to "see" connected FPGA boards

Discussion in 'Parallels Desktop for Mac Feature Suggestions' started by GeorgiosK4, Mar 9, 2024.

  1. GeorgiosK4

    GeorgiosK4 Bit poster

    Messages:
    3
    I am an embedded developer and recently got my hands on a mac. When I install windows, the VM runs smoothly, vivado runs adequately as well (8 GB - VM... Can't expect it to smash it). However, I cannot directly upload the bitstream to my board because the VM does not see it... I have to resort to hacks and upload it by a terminal application through the native macOS to get my job done...
     
    charryp and MatthewR20 like this.
  2. MoldovanA

    MoldovanA Bit poster

    Messages:
    4
    How did you make vivado recognize fpga in vivado?
     
  3. GeorgiosK4

    GeorgiosK4 Bit poster

    Messages:
    3
    That's exactly the problem and my suggestion.
    The VM can't see the board at all.
    You can save the generated bitstream in a shared folder and program the FPGA from a terminal app through the native macOS. The app is called openFPGAloader (found it on github). That's the best solution I found so far (besides switching to my ubuntu desktop rig)...

    GitHub - trabucayre/openFPGALoader: Universal utility for programming FPGA
     
  4. MoldovanA

    MoldovanA Bit poster

    Messages:
    4
    I also saw someone say that you can have dual boot on Mac that allows you to use linux.Would that be a solution ?
     
  5. MoldovanA

    MoldovanA Bit poster

    Messages:
    4
    Also , is there any tutorial on how to use the app you provided ?Thank you very much!
     
  6. GeorgiosK4

    GeorgiosK4 Bit poster

    Messages:
    3
    I suppose dual boot is an option, but not for ARM based macs as far as I know. Unfortunately there are no tutorials, but there are some examples on how to use it on the link.
     
  7. MoldovanA

    MoldovanA Bit poster

    Messages:
    4
    Hello!I tried to use the openFPGAloader and I got this error


    openFPGALoader -b basys3 test3.bit
    empty

    Jtag frequency : requested 6.00MHz -> real 6.00MHz
    Open file FAIL

    Do you have any idea how to fix it ?
     

Share This Page